AI processor IP and software stack built to keep pace with your model roadmap.
One IP foundation
Inference from 1 to 6,912 TOPS.
One architecture
A sensor chip to a multi-die autonomy system.
One toolchain
Your models, compiled to any number of cores.
Traditional accelerators staple multiple blocks and toolchains together, with NPUs designed for yesterday's models, not tomorrow's.
Or you could just use Chimera™ GPNPU.
Licensable processor IP for end-to-end inference that grows with you, with one toolchain for your entire chip line.
Selected by DENSO for next-gen ADAS
2025 Edge AI & Vision Product of the Year
Auto-compile most models. Extend the rest in Python and C++.
Chimera cores can cluster across a die, chiplets, and chips. The compiler is built to spread one model across them without changing your code.
The next billion AI users won't connect to a datacenter. They'll run inference locally on silicon built for it.
Multimodal AI running on PCs and mobile with voice, gesture, personalization, and privacy.
Local servers and smart devices with inspection, security, and analytics where the data lives.
Multimodal perception and decision-making, with sensor fusion, navigation, and manipulation.
Real-time vision, radar, and LiDAR processing with ASIL B/D support, from in-cabin monitoring to full ADAS.
Oct 6, 2026
BEVFormer-Tiny runs its neural-network stages in one Chimera GPNPU kernel. Six camera inputs, 16.1 million cycles per frame in the four-core instruction-set simulator. Here’s how ChiPy brings the network together.
Oct 5, 2026
It started with me prompting an agent to shave cycles off a customer's model, one region at a time. It became an internal arena where engineers and their agents compete to make Chimera kernels faster, an oracle that checks every result bit for bit, and a pipeline that feeds the best ideas back into our compiler.
Sep 25, 2026
Debugging a traditional CPU + DSP + NPU combination means three different potential sets of problems. The Chimera™ GPNPU solves that conundrum with a single toolchain.
Jul 14, 2026
Quadric announces the second close of its Series C, extending the round to $46M led by IFC (International Finance Corporation, World Bank Group), bringing total capital raised to $90M to support customers in automotive, AI PCs, humanoid robotics, wearables, and networking.
Jan 14, 2026
Tripling product revenues, comprehensive developer tools, and scalable inference IP for vision and LLM workloads, position Quadric as the platform for on-device AI.
Jan 14, 2026
Quadric today announced that TIER IV, Inc., of Japan has signed a license to use the Chimera AI processor SDK to evaluate and optimize future iterations of Autoware, open-source software for autonomous driving pioneered by TIER IV.
Get the latest on AI silicon, product updates, and industry insights delivered to your inbox.
Join Our Mailing ListIn datacenters, but also pockets, dashboards, factories, and devices you haven’t imagined yet. Quadric Chimera processors get it there.
